Si Nanowire - Array Source Gated Transistors by Opoku, Charles et al.
     
1 
 
 
 Si Nanowire-Array Source Gated Transistors  
Charles Opoku, Radu Sporea, Vlad Stolojan, Ravi Silva, and  Maxim Shkunov*
 
 
[*] Dr. Maxim Shkunov, Dr Charles Opoku, Dr  Radu Sporea, Dr Vlad Stolojan, Prof Ravi Silva 
Advanced Technology Institute, Electronic and Electrical Engineering Department, 
University of Surrey , Guildford, GU2 7XH , UK
 
E-mail:      m.shkunov@surey.ac.uk
 
 
 
Keywords: semiconducting nanowires, field-effect transistors, printed electronics, Schottky 
barrier, source-gated transistor. 
 
Solution processed field-effect transistors based on single crystalline silicon nanowires (Si 
NWs) with metal Schottky contacts are demonstrated. The semiconducting layer was 
deposited from a nanowire ink formulation at room temperature. The devices with 230nm 
thick SiO2 gate insulating layers show excellent output current-voltage characteristics with  
early saturation voltages under 2 volts, constant saturation current and exceptionally low 
dependence of saturation voltage with the gate field. Operational principles of these devices 
are markedly different from traditional ohmic-contact field-effect transistors (FETs), and are 
explained using the source-gated transistor (SGT) concept in which the semiconductor under 
the reverse biased Schottky source barrier is depleted leading to low voltage pinch-off and 
saturation of drain current.  Device parameters including activation energy are extracted at 
different temperatures and gate voltages to estimate the Schottky barrier height for different 
electrode materials to establish transistor performance-barrier height relationships.  
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Numerical simulations are performed using 2D thin-film approximation of the device 
structures at various Schottky barrier heights. Without any adjustable parameters and only 
assuming low-p-doping of the transistor channel, the modelled data show exceptionally good 
correlation with the measured data.  From both experimental and simulation results, it is 
concluded that source-barrier controlled nanowire transistors have excellent potential 
advantages compared with a standard FET including mitigation of short-channel effects, 
insensitivity in device operating currents to device channel length variation, higher on/off 
ratios, higher gain, lower power consumption and higher operational speed for solution 
processable and printable nanowire electronics. 
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1. Introduction 
 
Solution-based fabrication of field-effect transistors (FETs) using semiconducting ‘inks’ at 
low temperatures and on large area substrates is a  highly attractive technology for  low-cost, 
lightweight and potentially flexible electronics applications in many areas including: 
chemical and biological sensors,[1] RFID tags,[2] memory elements,[3]  ambient intelligent 
devices, e-paper and flexible displays.[4] 
Semiconducting nanomaterials such as single-crystalline nanowires (NW) have the potential 
to provide a breakthrough in the area of high performance, low cost device assembly due to 
high charge carrier mobility comparable to that of their bulk counterparts. The unique aspect 
ratio allows NWs with a few tens of nanometer diameters to be dispersed in solvents and then 
processed onto substrates at room temperature to ‘bridge’ device electrodes. Provided that 
there is good degree of alignment of these NWs along charge flow direction and high quality 
ohmic contacts to the semiconducting channel  device performance per NW is expected to be 
comparable to that achieved in traditional single-crystal semiconductor technology.[5]  Recent 
synthetic growth techniques like vapour-liquid-solid[6] (VLS) and supercritical-fluid-liquid-
solid (SFLS)[7] methods developed for growing NWs now have the potential to produce 
industrial quantities of materials.  More recently, solution-based nanowire positioning 
technology has been demonstrated over 16,000 patterned electrode sites on a single 
substrate.[8]  These advances make it feasible for using NWs and active channel elements in 
low cost scalable assembly techniques.  
However, in order to realistically fulfil the potential for semiconducting NW printable 
electronics, key issues such as contact formation to NW FET channel need to be better 
understood. Currently, the complex processing steps required to form n (or p) doping to 
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create ohmic contacts in traditional FETs will encounter difficulties in printable NW 
systems.[9]   Attempts to obtain ohmic contacts by growing silicides on Si NW contact areas 
have improved NW FET performance,[10]  though required process temperatures makes this 
these approaches unsuitable for building NW electronic devices on flexible substrates such as 
plastics.  
A more realistic approach to define contacts in solution processed NW FET structures is the 
direct deposition of metal contacts onto semiconducting NWs to form source-drain 
electrodes.[11]  Typically these contacts are Schottky[12]  with significant charge injection 
barriers that results from the mismatch of the metal-semiconductor work functions.  High 
Schottky barriers severely limit efficient charge carrier injection into the FET channel and are 
typically considered to be a major disadvantage in NW  FETs.  
Despite these limitations Knoch et al.[13] have shown that high Schottky barriers at the 
contacts in MOSFETs can offer stability in terms of device on-current (Ion) and immunity 
from scattering effects in the channel. Using Si NWs as the active channel in Schottky barrier 
NW FETs, Koo et al.[14]  have demonstrated that the small diameter of NWs can offer 
significantly lower off-current (Ioff) when compared to reference devices with higher channel 
widths.  
In fact Schottky barrier transistors with a particular design of device structures can offer a 
number of advantages including simple and low temperature fabrication steps, good 
suppression of short channel effects, as well as eliminating the need for doping and 
subsequent high temperature activation steps.[13, 14] 
In this work, we demonstrate excellent output characteristics for source barrier silicon 
nanowire-array transistors where the device geometry allows efficient manipulation of 
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depletion area under the source-electrode by the gate field, and describe the physics of device 
operation when different metals are used to form various source-barrier heights.  As device 
current is mainly determined by the electric field dependence of the source barrier and not by 
the channel conductance as in typical ohmic contact FETs,[15]  abrupt current saturation with 
drain voltage occurs when the source is depleted of charge carriers and the electric field at the 
source barrier also saturated.[16]  This effect leads to several advantages such as early current 
saturation of less than 2 volts even at high gate voltages, device current insensitivity to the 
variation of the channel length and the possibility to overcome short cannel effects that can 
be exploited in high performance printed electronics based on semiconducting NWs. 
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2.  Silicon nanowire based transistors 
 
The Si NWs used in this study were synthesized via the supercritical-fluid-liquid-solid 
(SFLS) method where toluene was the solvent of choice.[7, 17]   The synthesis was carried out 
at 480 oC and 100 atmospheres in the reaction vessel, ensuring a supercritical phase.  A 
scanning electron microscope (SEM) image of the SFLS grown Si NWs is shown in Figure 
1a. The length of the Si NWs typically ranged from 5µm to 40µm. Statistics of nanowire 
diameter distribution is shown in supporting information. Figure 1b shows a high resolution 
transmission electron microscope image (HRTEM) of a typical Si NW of 30 nm diameter. 
The nanowire is a single crystal grown in the [100] direction, as seen from the insert 
diffractogram, which is typical of a single crystal Si viewed along [111] direction. The 
HRTEM image also shows a thin amorphous surface layer of about 3 nm thickness.  
The as-grown silicon nanowires could be easily dispersed in various organic solvents, and 
anisole was chosen as a low toxicity solvent that provided good dispersion stability. 
Nanowires were coated on substrates using various methods including spin-coating, drop-
casting, dip-coating and spray-coating. The latter deposition method was preferred due to 
mainly two factors including compatibility with large surface area coating and the ability to 
produce partially oriented nanowire layers on substrates. 
Photolithographically defined source and drain (s/d) electrodes were formed on top of Si NW 
arrays as described in the experimental section.  Figures 1c and d  show SEM images of the 
fabricated NW FETs with nanowires bridging the device electrodes on a Si/SiO2 substrate. 
The inset (Fig. 1c) is showing the contact metal profile wrapping around NWs. A schematic 
representation of the NW FET configuration typically of a bottom-gate top-contact is 
depicted in Figure 1e. 
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Figure 1. a) SEM image of a mesh of Si NWs used in this work. b) HRTEM  image 
illustrating a typical silicon nanowire with ~30nm core diameter. The inset show the 
reciprocal lattice peaks obtained from Fast Fourier Transforms (FFT) typical of [100] growth 
direction. c-d) SEM images showing NWs bridging device electrodes on the device substrate, 
inset in (c) is a SEM image showing metal wrapping over the nanowire, scale bar is ~100nm. 
e) Schematic representation of a typical transistor structure showing multiple NWs in the 
channel area. 
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To assess the impact of Schottky barriers on the Si NW array transistor characteristics, three 
metals were employed as s/d contacts.  Figure 2 shows electrical measurements for devices 
constructed using gold (Device1), nickel (Device2), and tungsten (Device3) as the s/d 
electrodes. The corresponding work functions of the metals for clean interfaces in a vacuum 
are 5.1eV (Au), 4.75eV (Ni) and 4.6eV (W).[18]   Due to low processing temperatures, well 
below the eutectic points for the selected metals, no silicides were formed at the device 
contacts.   
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Figure 2. Electrical characteristics for three types of Si NW FETs with Au, Ni and W source 
and drain contacts. Transistor channel length is 5μm.   a, c, e) Transfer characteristics (ID-VG) 
for Devices 1, 2, and 3 respectively. b, d, f) Output characteristics for the same devices.  
Dashed lines show progression of saturated regime onset. 
 
Assuming no Fermi level pinning and the influence of interfacial states, the upper limits for 
hole injection barriers (ΔΦ) can be estimated as the difference between silicon valence band 
(5.17eV) and metal work functions to be ΔΦ(Au) ~0.07eV, ΔΦ(Ni) ~0.42eV, ΔΦ(W) 
~0.57eV.  
All Si NW transistors measured in our study demonstrated p-type accumulation behaviour 
consistent with previous reports.[7]   The basic transistor parameters including subthreshold 
swing (S), peak transconductance (Gm = dID/dVG), and on/off ratio are extracted and 
summarized in Table 1.   
Table 1. Transistor parameters for Devices 1-3. 
 Subthreshold swing 
S (V/decade) 
Transconductance 
Gm (nS) 
On/off 
Device1 (Au) 1.7 150 107 
Device2 (Ni) 3 2 2x104 
Device3 (W) 3.5 0.4 1x104 
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Transistor characteristics for Devices 2, 3 show striking differences with that from Device 1.  
Characteristics in Figure 2b resemble FET device output with high contact resistance, 
indicative by a non-linear current behaviour through the origin for VD between 0V and 5V. 
Current saturation voltages (VSAT) in this device also follow typical FET pinch-off behaviour 
for VSAT ~ VG-VT.  On the contrary, Devices 2  and 3 shows very well defined ‘liner’ and ‘flat 
saturation’ regions with early saturation voltage VSAT in the range of 0.5-2 volts that is very 
weakly dependant on VG. 
Transfer characteristics of Devices 2, 3 (Fig. 2c, and 2e) also show significant differences to 
Device 1 (Fig. 2a).  For example, the on-currents (Ion) in Device1 (Fig. 2a) at VD = -4 V and -
6V are ~3µA and ~5µA respectively, and clearly show increasing current as VD is increased.  
Under the same bias conditions, Devices 2 and 3 (Fig. 2c and 2e) exhibits much lower Ion 
(~0.2µA, and ~0.05 µA).  Ion for the two devices can also be seen to be insensitive to changes 
in the drain voltage, and transistors I-V curves are practically indistinguishable at VD = -4V 
and -6V.  
Clearly, operation of Devices 2 and 3 is markedly different from Device 1, and thus require a 
different treatment compared to the standard field-effect transistor model.[15, 19]    Shannon and 
co-workers have previously investigated a range of amorphous and poly-silicon devices (a-Si 
and poly-Si) with high Schottky barrier at the source electrode, where the device geometry 
has been changed to extend the gate electrode under the source.[16, 20]  These devices were 
named source-gated transistors (SGTs) because device current was determined by the 
effective source barrier height, which was modulated by the electric field induced by the gate.  
The present NW transistor structures have a number of similarities with SGTs, in particular, 
owing to a common silicon gate, there is a significant source-gate overlap, and 
semiconducting material is effectively ‘sandwiched’ between the s/d and insulator layer with 
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gate contact.  Moreover, substantial work function mismatch between electrode materials (Ni, 
W) and silicon nanowire valence band is likely to manifest as a high Schottky barrier. To 
further explain devices operation with Ni and W electrodes, the SGT approach was 
considered as an appropriate working model. 
In a traditional accumulation type FET the gate potential controls the channel conductivity, 
and consequently device current via the field-effect, and device contacts do not limit charge 
flow. The FET current saturates when drain region is depleted of charge carrier at the drain 
electrode at high drain voltages (VD > VG-VT)  and the contact resistance is therefore 
negligible compared to the transistor channel resistance.[15]   
However, in nanowire transistors a perfect ohmic contacts cannot be easily achieved, and as a 
result,  high injection barriers play a major role in device operation.[12]   
During a SGT operation, a transistor channel is created by accumulating the majority charge 
carriers (holes) at the semiconductor-dielectric interface.  The device on-current however is 
no longer controlled by the cannel conductance.  On the contrary,  current is limited by 
injection characteristics of the source barrier.[21, 22]  When the drain voltage is negative, the 
source Schottky contact is reverse biased, resulting in very high effective contact resistance 
that exceeds the resistance of the channel.  
The level of current in such SGT devices can be significantly lower than in traditional FETs,  
depending on the height of the source barrier. When the drain voltage is increased,  the space-
charge region is increased, and a larger volume of the semiconductor is depleted of holes 
under the source.[20]  At a particular voltage VD = VSAT, the depletion region will reach the 
insulator interface, and the electric field under the source will stay constant and the transistor 
current will approach its saturation level (similar to reverse saturated current in a Schottky 
diode).[15, 23] 
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Higher transistor current is obtained at higher negative gate voltages due an increase in the 
electric field at the source and reduction in the effective source barrier height.[21, 22]   The new 
saturated current level is determined in this case by the reverse saturated current of the source 
Schottky ‘diode’ with reduced effective barrier height.[16, 20]  
 
3.  Discussions 
3.1 Scaling of saturation voltage 
The markedly small VSAT for Devices 2, 3 is an unmistakable feature not attributed a normal 
FET.  For a traditional FET, VSAT scales with VG by the relationship VSAT ~ VG - VT.[15, 19]  
Indicated by a dashed line, (Fig. 2b), the saturated voltage point in Device 1 shifts to higher 
drain voltage values that lay outside the scanned range. On the contrary, output 
characteristics of Devices 2, 3 show abrupt transition to saturated regime at dramatically 
lower voltage levels.  
To gain qualitative comparison between VSAT behaviour for all three devices, the 
experimental data were extracted from output characteristics shown in Figures 2 (d,f) for 
Devices 2, 3 and plotted together with the calculated VSAT values for Device 1 as shown in 
Figure 3.  Since VSAT for the gold-contact nanowire transistor (Fig 2, b) was not reached at VG 
-50, -60V,  the  VSAT vs VG dependence was evaluated using the FET expression VSAT = [VG - 
VT].  As shown in Figure 3,  VSAT for Devices 2, and 3 remains small even at higher VG, 
whereas characteristics expected for Device 1 follow the general FET model. 
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Figure 3.  Change in VSAT with change in VG for Devices 1 to 3. 
 
The weak dependence of VSAT has been previously observed for amorphous and poly-silicon 
source-gated transistors and explained using the so called dielectric  or capacitance model.[16, 
21]   In the case of a high Schottky barrier (SB) (> 0.3eV) at the source contact in these SGTs, 
the section of the semiconductor under the source metal is depleted of free charge carriers 
and behaves as a dielectric. This region of semiconductor and the gate dielectric effectively 
act as two dielectrics in series, and the gate is coupled capacitively to the depleted source. 
In nanowire transistors, contact geometry differs significantly from that of ‘planar’ this film 
transistors, and is three-dimensional, and metal layer effectively ‘wraps’ around the 
nanowire. A thin depletion layer will be formed at the semiconductor-metal interface for the 
low work function contacts (nickel and tungsten).  We illustrate the formation of an almost 
fully depleted region under the source electrode in Figure 4(a-c) by showing the cross-section 
of the nanowire-metal contact at the edge of the source electrode for different drain voltages. 
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Figure 4. a) Depletion profile expected at the source SB in Devices 2 and 3 at VD ≈ 0V.  b) 
Depletion region at the metal-NW interface for 0 < VD  <VSAT.  c) Source pinch-off at VD = 
VSAT    The arrows depict electric field strength at the source. d) Energy band diagram at VD = 
VSAT.  
 
Initially, for sufficiently large (negative) VG and small (negative) VD (Fig. 4b), the NW-
insulator (SiO2) interface will be accumulated with holes, and the source Schottky barrier will 
be under a small reverse bias. Increasing VD then results in the extension of the depletion 
region at the source, similar to the operation of the source Schottky diode in reverse bias. 
The small diameter of the Si NWs means that the depletion region can extend right from the 
source metal to the NW-SiO2 interface, provided that sufficient VD is applied (Fig. 4c).  Under 
these conditions, the source is “pinched off”, unlike traditional FETs with ohmic contacts 
where the drain end pinches off at significantly higher VD values.  The voltage required to 
establish this source pinch-off is VSAT. Further increase in VD beyond VSAT simply causes the 
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depletion region to expand laterally.[21, 22]   Increasing VG at VD = VSAT then results in a change 
of surface potential at the NW surface (ΨNW), causing Φb for holes to drop (Fig. 4d). The 
change of surface potential (ΔΨNW) is thus the same as the change of saturated voltage 
(ΔVSAT), and can be expressed using Equation 1.[16, 20] 
Δ߰ேௐ ൌ ܥ௜Δܸீ /ሺܥ௜ ൅ ܥேௐሻ ൌ Δ ௌܸ஺்        (1) 
Where Ci and CNW represent the capacitance per unit area of the SiO2 gate insulator and the 
capacitance of the depleted Si NW respectively, and ΔVG is the corresponding change of the 
gate voltage leading to the change in saturated voltage (ΔVSAT). 
 
Having measured ΔVSAT/ΔVG to be around ~0.03 for Device 2, and ~0.02 for Device 3 from 
Figure 3, the effective thickness (tNW) of the depleted section in the NW can be estimated as 
~28nm and ~24nm for Devices 2 and 3 respectively. Note that the values of tNW attained are 
in close agreement with the average diameter of the Si NWs (~30nm) used in this 
investigation and suggest that the depletion region in the NWs indeed extend from the source 
metal down to SiO2 interface.  
With the calculated tNW, the electric field (ENW) in the depletion region is simply VSAT/tNW.[21]  
ENW values are estimated to be ~1.8x105 V/cm and ~7 x 105 V/cm at VG = 0V and -60V for 
Device 2, and ~1.7x105/cm and ~6x105/cm for Device 3 respectively. As has already been 
demonstrated for the amorphous silicon SGTs[22], such high internal fields could mean that 
nanowire transistors with significant SB at the s/d regions will be desirable for high 
frequency operations. 
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3.2 Gate induced effective barrier lowering 
 
Due to low temperature processing as well as the presence of nanowire surface layers, and 
even shells, composed of silicon oxide or polyphenyl-silanes,[7]  the formation of 
metallurgical quality clean contacts between the silicon core and metal electrode is very 
challenging.  As a result, the effective barrier height at the semiconductor-metal interface can 
have various contributions including energetic work function difference, influence of surface 
states, interfacial layers and others. 
Rigorous treatment of nanowire transistor current-voltage characteristics therefore requires 
knowledge of the exact transport phenomena at the semiconductor-contact interface and also 
within the transistor channel.  Within the SGT model, some simplifications can be made 
assuming that the transistor current is mostly due to injection over an effective barrier, and 
channel conductance is always high enough to support this level of current.  The effective 
barrier lowering can occur in nanowire SGT due to a number of reasons including image 
force potential, surface and interfacial defects, hopping phenomena, field emission, quantum 
mechanical tunnelling etc.[15]   As a result, consideration of an effective barrier height and 
effective barrier lowering contact can significantly alleviate the difficulties in the nanowire 
device treatment. 
We start with the simplest expression for current density for a SGT type of device usually 
given by Equation 2 for a SB in which current transport is dominated by thermionic 
emission.[15, 21] 
ܬ ൌ ܣכܶଶ exp െቀ௤Φ್
௞்
ቁ          (2) 
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Where J = IS/S, S is the contact area at metal-semiconductor interface, A* is the Richardson 
constant, T is temperature in Kelvin, Φb is the barrier height, V is the voltage bias.   The 
theory predicts that Φb should be voltage independent in the reverse direction. 
However, it is well known that the pure thermionic emission model underestimates the 
reverse bias current[12, 15, 24] given by Equation 2, as it does not account for quantum 
mechanical tunnelling of charge carriers below the top of the Schottky barrier with increasing 
reverse bias. 
Andrews and Lapselter[25]  have shown that Equation 2 is valid if there are no interfacial 
charges, and evoked an empirical dependence of a barrier lowering in the form ΔΦb as the 
missing component to explain their results in metal-silicide Schottky diodes.  Shannon[20, 22]  
have also used a barrier lowering dependence in the form αEs, as a lowering mechanism 
induced by a large gate field to explain the operational principles in amorphous silicon SGTs.  
In this case, barrier lowering proportional to the electric field is a good approximation even 
when there are a number of contributing physical mechanisms. 
Δߔ௕ ൌ ߙܧ            (3) 
In Equation 3, α is an effective barrier lowering constant which for an ideal contact is the 
effective minimum lateral width of the depletion region permissible for tunnelling by charge 
carriers.  E is the electric field at source barrier. In this regard, the expression for the current 
in the reverse direction in a general situation involving many contributing mechanisms may 
be written as:[22]   
J ൎ K expെݍ ቀΦ್ିఈா
௞்
ቁ         (4) 
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Where K is a constant: so for a given value of E the current increases by  exp(αE/kT).  Whilst 
this soft reverse bias effect is an undesirable feature in Schottky diodes,  it is the process 
which describes current modulation in a SGT. 
To determine the barrier height as well as the change in the barrier height with the gate 
voltage VG, variable temperature I-V measurements were conducted on all three devices. 
Figure 6 shows Arrhenius plots (in the form I = Io e-(Ea/KT))[21] extracted from these 
measurements and presented in the form lnIS vs. 1/kT at VD = -6V.  The slopes of the plots 
yield the activation energies (Ea) for several gate voltages. 
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Figure 6. Arrhenius plots for Devices 1, 2, and 3 at VG from 0V to -60V in steps of -20V. a) 
Device 1(with Au s/d contact). b) Plots for Device 2 (Ni s/d contacts). c) Plots for Device 3 
(with W as s/d  contacts). 
 
    
19 
 
The Ea values extracted at VG = 0V are ~0.1eV, 0.34eV, and 0.38eV for Devices 1, 2 and 3 
respectively. The data presented for Device 1 in Figure 6a confirms a comparatively low 
Schottky barrier height and explains the more normal FET behaviour of the device exhibiting 
high drain currents. For this device, Ea is shown to rapidly fall from a positive value of 
+0.1eV (at VG = 0V), to a negative value of about -0.1eV at all negative gate voltages ( -20V 
to -60V). This behaviour is typical of standard FETs where carrier scattering at high 
temperatures reduces carrier mobility.[19]  In essence, the negative Ea at higher VG indicates 
that the current through this device is determined by the channel conductivity. 
Ea values of 0.34eV and 0.38eV for Devices 2, and 3 (Fig. 6b and 6c respectively) at VG=0V 
are lower than expected for a lightly doped p-type Si with Ni-Si and W-Si as Schottky 
contacts, but the presence of native oxide on the NW surface may be the reason for this 
variation.[15, 25, 26]   Crucially, Ea is clearly seen to fall with increasing VG by ~3meV per gate 
volt to a minimum value ~ 0.13eV and ~0.18eV (at VG = -60V), for  Devices 2 and 3. The 
reducing Ea with VG confirms that the source SB is being lowered by the gate field. 
Assuming that there is a uniform emission of charge carriers over the reversed source barrier, 
an effective barrier lowering constant (α) can be obtained using Equation 4.  From this 
equation (α)  is calculated to be ~1.4nm and ~0.8nm for Devices 2 and 3 respectively.  
Typical values for α in n-type bulk silicon are ≈ 2-5nm,[15]  but in this case because hole have 
larger effective mass compared with electrons we expect lower values which are indeed 
measured.  Conversely, interfacial layers will also lower the measured values of α.[27] 
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4. Modelling current transport in  Si NW transistors  
 
In support of measurements, 2-D numerical simulations have been performed using Silvaco 
Atlas on a thin-film approximation of the structure. The Si NWs in the channel are 
collectively described as a 25nm-thick thin-film of lightly p-type silicon with low defect 
density.  A SiO2 layer of 230nm separates the semiconductor from the gate electrode, and the 
channel length (L) is set to 2.5µm. A SB model is used to describe the source contact with the 
height of the source barrier being set at: 0.37eV.  Output and transfer characteristics 
computed using this 2-D structure is shown in Figure 7. It is seen that the drain current is 
modulated by the gate voltage (between -20V and -60V). This is due to the gate field acting 
on the source barrier, and effectively lowering it. 
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Figure 7. Simulated transfer (left) and output (right) characteristics for a thin-film structure 
approximating the SB Si NW FETs. The Schottky barrier height at the source was set at 
0.37eV for holes.  
 
The output plot also reveals the small change in VSAT with VG and the small drain-field 
dependence on ISAT (low output conductance). These features show good correlation with the 
experimental work presented for the Si NW FETs shown in Figure 2.  The small change of 
VSAT with VG allows the devices to dissipate less power than a conventional FET operating at 
the same currents for improved energy efficiency.[22]   The latter is an essential performance 
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factor in analogue amplifiers and signal processing stages and could enable high performance 
analogue blocks based on NWs to be integrated in circuits made with low cost 
technologies.[28] 
Numerical analysis of carrier concentrations at the source and in the channel reveals the 
saturation mechanisms in the simulated structures (Fig. 8). An applied drain voltage creates a 
depletion region at the edge of the reverse-biased source barrier. As the drain voltage reaches 
VSAT = VG (Ci/Ci+CNW),   where Ci and CNW are the respective capacitances per unit area of the 
insulator and nanowire, the semiconductor pinches off under the source and the current 
saturates. 
 
Figure 8. Numerical simulation of the structure showing the concentration of majority 
carriers (holes) in the semiconductor for VSAT < VD < VSAT_FET and the pinch-off at the source. 
 
In a conventional NW FET, drain current saturation would occur at VSAT_FET = VG – VT. 
Because a thick insulator and a relatively small diameter nanowire are used, the magnitude of 
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VG is large but VSAT is much smaller than VSAT_FET. When VD is between VSAT and VSAT_FET, the 
semiconductor region between the source and the drain behaves as a FET channel in the 
linear region (VD<VSAT_FET) but the current saturates at low VD due to the source pinch-off. 
Changes of VD in this regime have little impact on the magnitude of the drain current, as the 
pinched-off source region screens the source barrier from the penetration of the electric field 
generated by the drain voltage. 
Additional simulations with barriers of 0.19eV and 0.72eV have been performed and the 
barrier lowering caused by the gate field for the simulated structures is illustrated in Figure 9. 
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Figure 9. Activation energy of the drain current vs. applied gate bias for the simulated 
structures at three source-barrier heights. The effective barrier height decreases with applied 
gate field.  
 
Increasing the gate field causes a reduction in Ea for current transport across the source SB. 
This correlates well with measured data (Fig. 6). In the extreme case of a low SB being 
pulled down by the gate field, the activation energy can become negative (Fig. 6a), hinting at 
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the fact that the barrier has stopped being a controlling mechanism for the current and the 
structure operates as a normal FET.[15] The numerical simulation of a planar structure 
represents only a first-order approximation of the fabricated device geometries. However, it 
provides a model of the physical processes involved, thus leading to good agreement in the 
first order based on the experimental data. 
 
5. Conclusions 
 
We have demonstrated silicon nanowire array field effect transistors where the active layer 
was processed from solvent based ‘ink’. The nanowire deposition was conducted at room 
temperature and the process is compatible with large-area fabrication techniques envisioned 
for low-cost printed electronics.   Device electrodes were deposited in a more traditional way 
using photolithography. Electrical and simulation analysis based on three silicon nanowire-
array field-effect transistors with Au, Ni or W as source and drain contacts have been made. 
With Au contacts, providing low injection barrier,  the characteristics showed standard field-
effect transistor behaviour with operating currents exceeding 1μA. Obtained activation 
energy for holes (~0.1eV at zero gate voltage) was consistent with expected Schottky barrier 
height.  In contrast, devices with Ni or W as source and drain contacts, collectively exhibited 
lower operating currents resulting from the formation of a source barrier on the nanowire. 
Barrier heights were 0.34eV and 0.38eV for the Ni and W respectively. These Schottky 
source barriers meant that such devices did not conform to conventional transistor rules, and 
were characterised by two key defining features: insensitivity of the on-current to the 
magnitude of the drain bias above saturation, and very low saturation voltages even at high 
gate voltages. Further investigation of the Ni and the W devices revealed entirely different 
operating mechanism that could be explained using the source-gated transistor concept in 
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which saturation occurs when the reverse biased source barrier depletes the semiconductor 
below it. Measurements of the activation energies for current transport showed that the 
effective barrier height of the source is pulled down by the gate which supports the gate 
induced barrier lowering mechanism.  
The change in saturation voltage with the gate voltage for transistor made in this way can be 
some 50 times less than in conventional FET transistors. The small change in saturation 
voltage with the gate will allow silicon nanowire field-effect transistors with source barriers 
to dissipate less power than a normal field-effect transistor operating at the same currents. 
These features suggest that solution based assembly of field-effect transistors using 
nanowire-arrays at low temperature can offer improved efficiency. 
Using the capacitance model originally proposed by Shannon and Gerstner[20] in source-gated 
thin-film transistors, the depletion region at the reversed source in the Ni and W Schottky 
barrier devices is shown to be on the order of the average nanowire diameter, and the gate 
coupling effect is established near the source electrode during transistor operation.  Changing 
the gate voltage then changes the electric field at the source barrier interface and lowers the 
effective height of the Schottky source barrier. The lowering of the barrier was verified by 
looking at the activation energies when a large negative gate voltage was applied. It was 
found that a reduction of as much as 60% could be achieved. 
Furthermore 2D simulation have successfully reproduced experimentally observed features of 
the source-gated transistors including early saturation, ‘flat’ transistor current-voltage curves 
after pinch-off, subthreshold behaviour, and even the magnitude of the current at similar 
biasing, assuming a comparable barrier height (0.37eV). 
These properties are ideally suited for printed electronic approaches in source-gated transistor 
fabrication.  Device printing and deposition steps as currently being demonstrated for 
organic-based transistors,[29, 30]  offer only limited reproducibility for printed electrode line 
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widths, and also dielectric thickness variations. Since SGT current is mostly dependant on the 
source electrode barrier height, and not on the channel conductance, these devices should be 
practically insensitive to a range of channel length variations, as long as effective contact 
resistance far exceeds the channel resistance. Moreover, the source-gated transistor small 
sensitivity of the gate dielectric thickness variations can mitigate the problem of insulator 
thickness uniformity.  
To realise full potential of the source-gated transistor design, the sub micron transistor 
channel lengths needed can be achieved by printing, as demonstrated by ink-jet printing of 
two inks with self-dewetting properties.[31]  With sub-micron channel length, source-gating 
technique can give a double advantage, firstly the insensitivity of the SGTs to short channel 
effects, and secondly, the high internal field achieved make these devices ideal in high 
frequency operations when compared to traditional field-effect transistors. 
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6. Experimental 
 
Materials: The Si NWs used in this study were synthesized via the supercritical-fluid-
liquid-solid method according to published procedures, and were not intentionally doped.[7, 17]  
For material characterisation, the reciprocal lattice peaks obtained from fast Fourier 
transforms (FFT) of a high resolution TEM (HRTEM) image was used to confirms that the Si 
NWs are single crystalline with predominant [100] growth direction.  The average NW 
diameter was found to be ~30nm. Typical nanowire diameter distribution, as determined from 
TEM images, is shown in supporting information. From Scanning electron microscope 
images, typical length of the Si NWs used in this work ranged from a few micrometers to tens 
of micrometers long.  
Device fabrication: To fabricate devices, Si NWs were initially suspended in anisole and 
then were solution cast onto clean Si/SiO2 substrates. The SiO2 was ~230nm thick and was 
thermally grown on top of a heavily doped (n++) Si.  The substrate oxide layer served as the 
gate insulator and Si as the common gate electrode respectively.  Photoresist layers were 
coated directly on top of nanowire-covered substrates.  Photolithography (lift-off) was used 
to open windows in a photoresist layer.  Prior to depositing the source-drain (s/d) contacts, 
substrates were immersed in diluted HF (~8% HF in DI-water) for up to 10 seconds to 
remove native oxides, and then rinsed in DI-water and dried under a flow of N2 gas.  Metals 
were sputtered over substrates and lift-off in acetone was performed to complete FET 
structures. Finally FETs were annealed at ~250oC in N2 atmosphere for 10 minutes to 
improve the metal/nanowire contacts, and to remove residual solvents.  SEM images were 
used to confirm NW density of ~100 NW/mm2 in the channel of completed device. Typically 
    
27 
 
NW transistors contained approximately 4 nanowires between interdigitated source-drain 
electrodes for devices with 800 μm channel width. 
Device characterisation: I-V characteristics were obtained using Agilent 4142B Modular DC 
Source/Monitor system.  Variable temperature measurements have been performed on a 
Linkam LTS350 stage equipped with a temperature controller. All measurements have been 
carried out in a N2 filled glovebox to minimise influence of moisture and other species 
present in air on experimental data. 
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Supporting information: 
 
Differences between field-effect transistors and source-gated transistors are summarised in 
Table S1 below. 
Field-effect transistors  Source-gated transistors  
 
VSAT scales with VG  VSAT shows weak dependence on VG  
Suffer from short channel effects  Excellent for short channel  
Require thinner dielectrics for short channel 
devices  (maintain constant field)  
Can work with short channels  and thick 
insulators 
 
Table S1.  Comparison of operational principles for traditional FETs and SGTs.  Notations 
are explained in the main text. 
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As–made (supercritical-fluid-liquid solid synthesis ) nanowires are characterised by 
distribution of lengths and diameters.  Figure S1 shows statistical variation of silicon 
nanowire diameters based on TEM measurement results for 100 nanowires. 
Length distribution of nanowires (5µm to 40µm ) was determined from both optical 
microscope and  SEM measurements. 
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Fig. S1   Distribution of nanowire diameters showing how often particular range of diameters 
is appearing in a typical TEM image.  
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Activation energy dependence on the magnitude of the electric filed for devices with high 
Schottky barriers with nickel and tungsten electrodes. Data was extracted from variable 
temperature I-V measurements conducted on all three devices. 
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Fig. S2   Activation energy (Ea) vs. square root of the electric field (√E) measured for 
Devices 2, and 3. The electric field has been calculated by E = VSAT/tNW.  VSAT is the 
saturation voltage at a particular gate bias.  tNW is the effective thickness of the depletion 
region in the NWs, measured using the capacitance model. ΔEa /Δ√E is measured as 0.04 and 
0.03 respectively.  
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2-D numerical simulations results (Silvaco Atlas) were performed for a thin-film 
approximation of the nanowire structures as described in that main text. The Si NWs in the 
channel are collectively described as a 25nm-thick thin-film silicon. Simulated characteristics 
of SGTs for 0.19eV and 0.72ev barrier heights are shown below (Fig. S3) 
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Fig. S3   Simulated transfer (left) and output (right) characteristics for a thin-film structure 
approximating the Schottky barrier Si NW transistors. The SB height (for holes) at the source 
electrode was set at:  a,b) 0.19eV;  c,d) 0.72eV.  The device characteristics in (a) and (b) 
exhibit higher currents and do not saturate. This is explained by the interplay between the low 
potential barrier for holes and the lowering effect which the gate field has on the source 
barrier. Due to barrier lowering, at high VG, Φb all but disappears and the structure behaves a 
normal FET, since the semiconductor cannot be depleted under the source in the absence of a 
reverse-biased source barrier. In the process, the output conductance at low VD is 
compromised. Nevertheless, the presence a potential barrier at the source is relevant, as the 
off-current (Ioff) is low.  
The structure with high source barrier for holes (c) and (d) has a predictably low current but a 
very sharp transition into saturation and very low output conductance in saturation.  
(References are given for the main text) 
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Simulated cross-section of SGTs showing charge carrier density for two different biasing 
conditions 
a)
 
b) 
  
Fig. S4  Numerical simulations of the structures showing the concentration of majority 
carriers (holes) in the semiconductor for different drain biasing conditions, at the same gate 
voltage: a) low VD; b) VD > VSAT_FET = VG – VT.  In (a), the charge in the source region begins 
to be depleted by the drain field, but the semiconductor-insulator interface is still in strong 
accumulation over the whole length of the source region and the device is in the linear 
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regime. Plot (b) shows the channel of the FET which forms between the source and the drain 
is pinched off at the drain. Saturation occurs at both the source and the drain when VD = 
VSAT_FET. This leads to a very flat saturation characteristic, as subsequent increases in VD are 
dropped at the drain end of the channel and do not affect the potential barrier at the source. 
 
 
